

## TX Family Computer On Module

- Processor 1.5 GHz Dual ARM® Cortex®-A55 based NXP i.MX 93
- RAM 1 GB LPDDR4 SDRAM
- ROM 4 GB eMMC  
2 MB NOR, inline crypto
- Power supply 3.3V to 5V
- Size 26 mm SO-DIMM
- Grade Industrial
- Temperature -25°C to 85°C

## Key Features


- Dual ARM® Cortex®-A55, 1.5 GHz
- ARM® Cortex®-M33, 250 MHz
- NXP's EdgeLock® secure enclave
- Display support
  - Display interfaces: LVDS, MIPI-DSI
  - 2D GPU: blending/composition, resize, color space conversion
- Vision and Machine Learning
  - Camera interface: 1x MIPI-CSI (4-lane)
  - Arm Ethos U-65 microNPU

## Connectivity

- 2x Ethernet
  - 10/100 Ethernet with PHY
  - Gb Ethernet with IEEE®1588, AVB, TSN
- 2x USB 2.0
- 8x UART, 7x I<sup>2</sup>C, 8x SPI, 2x CAN-FD, 1x eMMC/SD
- 3.3V I/O

## OS Support

- Linux



## i.MX 93

i.MX 93 applications processors deliver efficient machine learning (ML) acceleration, energy flex architecture and state-of-the-art security to support energy-efficient edge computing. i.MX 93 processors offer fast and efficient ML inferencing along with a rich set of peripherals and high-performance application cores for automotive, industrial and consumer IoT market segments.


### PERFORMANCE COMPUTE ENGINE

The i.MX 93 applications processors are the first in the i.MX portfolio to integrate the scalable Arm® Cortex®-A55 core, bringing best-in-class performance and energy efficiency to Linux-based edge applications. Based on Arm's DynamIQ technology, the A55 core features the latest Armv8-A architecture extensions with dedicated instructions to accelerate machine learning (ML).

### Neural Processing Unit (NPU)

The i.MX 93 family marks the industry's first implementation of the Arm® Ethos™-U65 microNPU. A dedicated neural processing unit (NPU), Ethos-U65 delivers a combination of performance and efficiency with an optimized footprint that enables developers to create high-performance, cost-effective and energy-efficient ML applications.

### i.MX 93 BLOCK DIAGRAM



### TX Computer on Module

- NXP i.MX93
- 1GB LPDDR4 SDRAM
- 4GB eMMC
- DIMM200-module (67,6mm x 26 mm x 4mm)

### Standard TXCOM pinout:

Highly scalable design options allow a single platform to cover multiple products. Pin-compatible TX modules allow a single PCB as a platform for different features as product needs dictate.

- 4-wire UARTs (x3)
- I2C / PWM
- Serial Audio Interface
- 4-wire SD-Card/SDIO

High-Speed communication interfaces incl. onboard Ethernet PHY / on-chip USB PHY allows direct use of connectors/magnetics on the baseboard without the need for additional logic:

- 10/100 Mbps Ethernet
- USB 2.0 OTG (Host or Device)

### Read more in our TX-Guide:

[www.karo-electronics.com/tx-guide](http://www.karo-electronics.com/tx-guide)

#### Ordering Information

Order Number	CPU	SDRAM	Flash
TX93/52C/1GS/4GF/2MF/E85	1.5 GHz i.MX 9352	1GB	4GB eMMC, 2MB NOR

PINOUT						
PIN	Type	TX Standard	i.MX93 Pad Name	Alternate functions	GPIO	Description (refer to i.MX 93 manuals for details)
<b>POWER SUPPLY &amp; RESET</b>						
1-4	power	VIN				Module power supply input.
5-7, 9-12	power	VOUT				3.3V power supply output. Supplied by Buck 4
8	3V3	BOOTMODE				Boot mode select H: Boot from eMMC / L: Boot from UART/USB
13	Not connected					
14	3V3			Connected to PMIC IRQ_B		
15	3V3	#RESET_OUT	SD2_RESET_B	USDHC2_RESET_B, LPTMR2_ALT2 FLEXIO1_FLEXIO07, GPIO3_IO07 CCMSRCGPCMIX_SYSTEM_RESET	GPIO3[07]	#RESET_OUT may be used to reset peripherals on the carrier board. This signal can be controlled by a GPIO function during runtime.
16	3V3	#POR		Connected to PMIC_RST_B	10K-PU	PMIC reset input pin.
17	3V3	#RESET_IN	POR_B	Connected to PMIC POR_B	10K-PU	
18	GND	GND				
<b>Ethernet</b>						
19	analog	ETN_TXN				Transmit Data Negative: 100Base-TX or 10Base-T differential transmit output to magnetics.
20	3V3	#ETN_LED2				Active low - output is driven active when the operating speed is 100Mbps. This LED will go inactive when the operating speed is 10Mbps or during line isolation.
21	analog	ETN_TXP				Transmit Data Positive: 100Base-TX or 10Base-T differential transmit output to magnetics.
22	power	ETN_3V3				+3.3V analog power supply output to magnetics
23	analog	ETN_RXN				Receive Data Negative: 100Base-TX or 10Base-T differential receive input from magnetics.
24	3V3	#ETN_LED1				Active low - output is driven active whenever the device detects a valid link, and blinks indicating activity.
25	analog	ETN_RXP				Receive Data Positive: 100Base-TX or 10Base-T differential receive input from magnetics.
26	GND	GND				
<b>USB-HOST</b>						
27	3V3	USBH_VBUSEN	GPIO_IO23	USDHC3_CMD, SPDIF_OUT MEDIAMIX_DISP_DATA19 TPM6_CH1, LPI2C5_SCL FLEXIO1_FLEXIO23	GPIO2[23] 10K-PU	Active high VBUS supply enable. This pin can be used to enable a VBUS power supply switch.
28	3V3	#USBH_OC	GPIO_IO24	USDHC3_DATA0 MEDIAMIX_DISP_DATA20 TPM3_CH3, JTAG_MUX_TDO LPSP16_PCS1, FLEXIO1_FLEXIO24	GPIO2[24] 10K-PU	Active low over-current indicator input
29	analog	USBH_DM	USB2_D_N			D- pin of the USB cable
30	5V	USBH_VBUS	USB2_VBUS			USB supply voltage input. 4K7 / 10K voltage divider is used to drive USB2_VBUS@3.3V
31	analog	USBH_DP	USB2_D_P			D+ pin of the USB cable
32	GND	GND				
<b>USB-OTG</b>						
33	3V3	USBOTG_ID	USB1_ID			USB PHY ID Detect, no muxing
34	3V3	USBOTG_VBUS EN	GPIO_IO21	SAI3_TX_DATA00, PDM_CLK MEDIAMIX_DISP_DATA17 LPSP15_SCK, LPSP14_SCK TPM4_CH1, SAI3_RX_BCLK	GPIO2[21] 10K-PU	Active high VBUS supply enable. This pin can be used to enable a VBUS power supply switch.
35	analog	USBOTG_DM	USB1_D_N			D- pin of the USB cable
36	3V3	#USBOTG_OC	GPIO_IO22	USDHC3_CLK, SPDIF_IN MEDIAMIX_DISP_DATA18 TPM5_CH1, TPM6_EXTCLK LPI2C5_SDA FLEXIO1_FLEXIO22	GPIO2[22] 10K-PU	Active low over-current indicator input connected to a GPIO.
37	analog	USBOTG_DP	USB1_D_P			D+ pin of the USB cable
38	5V	USBOTG_VBUS	USB1_VBUS			USB supply voltage input. 4K7 / 10K voltage divider is used to drive USB1_VBUS@3.3V
39	GND	GND				

PIN	Type	TX Standard	i.MX93 Pad Name	Alternate functions	GPIO	Description (refer to i.MX 93 manuals for details)
<b>I2C</b>						
40	3V3	I2C_DATA	I2C2_SDA	LPI2C2_SDA, LPUART2_RIN_B TPM2_CH3, SAI1_RX_BCLK	GPIO1[3]	I2C Data
41	3V3	I2C_CLK	I2C2_SCL	LPI2C2_SCL, I3C1_PUR LPUART2_DCB_B, I3C1_PUR_B TPM2_CH2, SAI1_RX_SYNC	GPIO1[2]	I2C Clock
<b>PWM</b>						
42	3V3	PWM	GPIO_IO04	<b>TPM3_CH0</b> , PDM_CLK MEDIAMIX_DISP_DATA00 LPSPI7_PCS0, LPUART6_TX LPI2C6_SDA, FLEXIO1_FLEXIO04	GPIO2[4]	PWM Output
43	3V3	OWDAT	ENET2_MDIO	ENET1_MDIO, LPUART4_RIN_B SAI2_RX_BCLK, FLEXIO2_FLEXIO15	GPIO4[15]	
<b>CSPI – Configurable Serial Peripheral Interface</b>						
44	3V3	CSPI_SS	GPIO_IO08	<b>LPSPI3_PCS0</b> MEDIAMIX_CAM_DATA02 MEDIAMIX_DISP_DATA04 TPM6_CH0, LPUART7_TX LPI2C7_SDA, FLEXIO1_FLEXIO08	GPIO2[8]	Slave Select (Selectable polarity) signal
45	3V3	CSPI_SS	ENET2_MDC	ENET1_MDC, LPUART4_DCB_B SAI2_RX_SYNC, FLEXIO2_FLEXIO14	GPIO4[14]	Slave Select (Selectable polarity) signal
46	3V3	CSPI_MOSI	GPIO_IO10	<b>LPSPI3_SOUT</b> MEDIAMIX_CAM_DATA04 MEDIAMIX_DISP_DATA06 TPM4_EXTCLK, LPUART7_CTS_B LPI2C8_SDA, FLEXIO1_FLEXIO10	GPIO2[10]	Master Out/Slave In signal
47	3V3	CSPI_MISO	GPIO_IO09	<b>LPSPI3_SIN</b> MEDIAMIX_CAM_DATA03 MEDIAMIX_DISP_DATA05 TPM3_EXTCLK, LPUART7_RX LPI2C7_SCL, FLEXIO1_FLEXIO09	GPIO2[9]	Master In/Slave Out signal
48	3V3	CSPI_SCLK	GPIO_IO11	<b>LPSPI3_SCK</b> MEDIAMIX_CAM_DATA05 MEDIAMIX_DISP_DATA07 TPM5_EXTCLK, LPUART7_RTS_B LPI2C8_SCL, FLEXIO1_FLEXIO11	GPIO2[11]	Serial Clock signal
49	Not connected					
50	GND	GND				
<b>1<sup>st</sup> SD – Secure Digital Interface</b>						
51	3V3	SD1_CD	SD2_CD_B	<b>USDHC2_CD_B</b> ENET_QOS_1588_EVENT0_IN I3C2_SCL, FLEXIO1_FLEXIO00	GPIO3[0]	SD Card Detect
52	3V3	SD1_D[0]	SD2_DATA0	<b>USDHC2_DATA0</b> ENET1_1588_EVENT0_OUT CAN2_TX, FLEXIO1_FLEXIO03 CCMSRCGPCMIX_OBSERVE2	GPIO3[3]	
53	3V3	SD1_D[1]	SD2_DATA1	<b>USDHC2_DATA1</b> ENET1_1588_EVENT1_IN CAN2_RX, FLEXIO1_FLEXIO04 CCMSRCGPCMIX_WAIT	GPIO3[4]	
54	3V3	SD1_D[2]	SD2_DATA2	<b>USDHC2_DATA2</b> ENET1_1588_EVENT1_OUT MQS2_RIGHT, FLEXIO1_FLEXIO05 CCMSRCGPCMIX_STOP	GPIO3[5]	
55	3V3	SD1_D[3]	SD2_DATA3	<b>USDHC2_DATA3</b> LPTMR2_ALT1, MQS2_LEFT FLEXIO1_FLEXIO06 CCMSRCGPCMIX_EARLY_RESET	GPIO3[6]	
56	3V3	SD1_CMD	SD2_CMD	<b>USDHC2_CMD</b> ENET1_1588_EVENT0_IN I3C2_PUR, I3C2_PUR_B FLEXIO1_FLEXIO02 CCMSRCGPCMIX_OBSERVE1	GPIO3[2]	SD Command bidirectional signal
57	3V3	SD1_CLK	SD2_CLK	<b>USDHC2_CLK</b> ENET_QOS_1588_EVENT0_OUT I3C2_SDA, FLEXIO1_FLEXIO01 CCMSRCGPCMIX_OBSERVE0	GPIO3[1]	SD Output Clock.
58	GND	GND				

PIN	Type	TX Standard	i.MX93 Pad Name	Alternate functions	GPIO	Description (refer to i.MX 93 manuals for details)
<b>1<sup>st</sup> UART</b>						
59	3V3	TXD	UART1_TXD	<b>LPUART1_TX</b> , S400_UART_TX LPSP12_PCS0, TPM1_CH1	GPIO1[5]	Application UART 1 Transmit Data output signal
60	3V3	RXD	UART1_RXD	<b>LPUART1_RX</b> , S400_UART_RX LPSP12_SIN, TPM1_CH0	GPIO1[4]	Application UART 1 Receive Data input signal
61	3V3	RTS	UART2_TXD	LPUART2_TX, <b>LPUART1_RTS_B</b> LPSP12_SCK, TPM1_CH3	GPIO1[6]	Application UART 1 Request to Send <b>input</b> signal
62	3V3	CTS	UART2_RXD	LPUART2_RX, <b>LPUART1_CTS_B</b> LPSP12_SOUT, TPM1_CH2 SAI1_MCLK	GPIO1[7]	Application UART 1 Clear to Send <b>output</b> signal
<b>2<sup>nd</sup> UART</b>						
63	3V3	TXD	GPIO_IO14	<b>LPUART3_TX</b> MEDIAMIX_CAM_DATA06 MEDIAMIX_DISP_DATA10 LPSP18_SOUT, LPUART8_CTS_B LPUART4_TX, FLEXIO1_FLEXIO14	GPIO2[14]	Application UART 2 Transmit Data output signal
64	3V3	RXD	GPIO_IO15	<b>LPUART3_RX</b> MEDIAMIX_CAM_DATA07 MEDIAMIX_DISP_DATA11 LPSP18_SCK, LPUART8_RTS_B LPUART4_RX, FLEXIO1_FLEXIO15	GPIO2[15]	Application UART 2 Receive Data input signal
65	3V3	RTS	GPIO_IO17	SAI3_MCLK MEDIAMIX_CAM_DATA08 MEDIAMIX_DISP_DATA13 <b>LPUART3_RTS_B</b> , LPSP14_PCS1 LPUART4_RTS_B, FLEXIO1_FLEXIO17	GPIO2[17]	Application UART 2 Request to Send <b>input</b> signal
66	3V3	CTS	GPIO_IO16	GPIO2_IO16, SAI3_TX_BCLK PDM_BIT_STREAM02 MEDIAMIX_DISP_DATA12 <b>LPUART3_CTS_B</b> LPSP14_PCS2, LPUART4_CTS_B FLEXIO1_FLEXIO16	GPIO2[16]	Application UART 2 Clear to Send <b>output</b> signal
<b>3<sup>rd</sup> UART</b>						
67	3V3	TXD	GPIO_IO00	LPI2C3_SDA MEDIAMIX_CAM_CLK MEDIAMIX_DISP_CLK LPSP16_PCS0, <b>LPUART5_TX</b> LPI2C5_SDA, FLEXIO1_FLEXIO00	GPIO2[0]	Application UART 3 Transmit Data output signal
68	3V3	RXD	GPIO_IO01	LPI2C3_SCL MEDIAMIX_CAM_DATA00 MEDIAMIX_DISP_DE LPSP16_SIN, <b>LPUART5_RX</b> LPI2C5_SCL, FLEXIO1_FLEXIO01	GPIO2[1]	Application UART 3 Receive Data input signal
69	3V3	RTS	GPIO_IO03	LPI2C4_SCL MEDIAMIX_CAM_HSYNC MEDIAMIX_DISP_HSYNC LPSP16_SCK, <b>LPUART5_RTS_B</b> LPI2C6_SCL, FLEXIO1_FLEXIO03	GPIO2[3]	Application UART 3 Request to Send <b>input</b> signal
70	3V3	CTS	GPIO_IO02	LPI2C4_SDA MEDIAMIX_CAM_VSYNC MEDIAMIX_DISP_VSYNC LPSP16_SOUT, <b>LPUART5_CTS_B</b> LPI2C6_SDA, FLEXIO1_FLEXIO02	GPIO2[2]	Application UART 3 Clear to Send <b>output</b> signal
71	GND	GND				
<b>Module Specific Signals</b>						
72	3V3		CCM_CLK01	CCMSRCGPCMIX_CLK01 FLEXIO1_FLEXIO26	GPIO3[26]	
73	3V3		CCM_CLK02	CCMSRCGPCMIX_CLK02 FLEXIO1_FLEXIO27	GPIO3[27]	
74	3V3		CCM_CLK03	CCMSRCGPCMIX_CLK03 FLEXIO2_FLEXIO28	GPIO4[28]	
75	3V3		CCM_CLK04	CCMSRCGPCMIX_CLK04 FLEXIO2_FLEXIO29	GPIO4[29]	
76	3V3	TXCAN	DAP_TDI	JTAG_MUX_TDI MQS2_LEFT, <b>CAN2_TX</b> FLEXIO2_FLEXIO30 LPUART5_RX	GPIO3[28]	

PIN	Type	TX Standard	i.MX93 Pad Name	Alternate functions	GPIO	Description (refer to i.MX 93 manuals for details)
77	3V3		GPIO_IO05	TPM4_CH0 PDM_BIT_STREAM00 MEDIAMIX_DISP_DATA01 LPSP17_SIN, LPUART6_RX LPI2C6_SCL, FLEXIO1_FLEXIO05	GPIO2[5]	
78	3V3		GPIO_IO06	TPM5_CH0 PDM_BIT_STREAM01 MEDIAMIX_DISP_DATA02 LPSP17_SOUT, LPUART6_CTS_B LPI2C7_SDA, FLEXIO1_FLEXIO06	GPIO2[6]	
79	3V3		GPIO_IO12	TPM3_CH2 PDM_BIT_STREAM02 MEDIAMIX_DISP_DATA08 LPSP18_PCS0, LPUART8_TX LPI2C8_SDA, SAI3_RX_SYNC	GPIO2[12]	
80	3V3		GPIO_IO13	TPM4_CH2 PDM_BIT_STREAM03 MEDIAMIX_DISP_DATA09 LPSP18_SIN, LPUART8_RX LPI2C8_SCL, FLEXIO1_FLEXIO13	GPIO2[13]	
81	3V3	RXCAN	DAP_TDO_TRACESWO	JTAG_MUX_TDO MQS2_RIGHT, <b>CAN2_RX</b> FLEXIO1_FLEXIO31, LPUART5_TX	GPIO3[31]	
82	GND	GND				

### 1<sup>st</sup> Serial Audio Interface

83	3V3	SSI1_INT	ENET1_TD3	ENET_QOS_RGMII_TD3 CAN2_TX, HSIOMIX_OTG_ID2 FLEXIO2_FLEXIO02	GPIO4[2]	
84	3V3	SSI1_RXD	SAI1_RXD0	<b>SAI1_RX_DATA00</b> SAI1_MCLK, LPSP11_SOUT LPUART2_DSR_B, MQS1_RIGHT	GPIO1[14]	Serial Audio Interface serial data line 1
85	3V3	SSI1_TXD	SAI1_TXD0	<b>SAI1_TX_DATA00</b> LPUART2_RTS_B, LPSP11_SCK LPUART1_DTR_B, CAN1_TX	GPIO1[13]	Serial Audio Interface serial data line 0
86	3V3	SSI1_CLK	SAI1_TXC	<b>SAI1_TX_BCLK</b> LPUART2_CTS_B, LPSP11_SIN LPUART1_DSR_B, CAN1_RX	GPIO1[12]	Serial Audio Interface serial bit clock
87	3V3	SSI1_FS	SAI1_TXFS	<b>SAI1_TX_SYNC</b> SAI1_TX_DATA01, LPSP11_PCS0 LPUART2_DTR_B, MQS1_LEFT	GPIO1[11]	Serial Audio Interface left/right clock
88	GND	GND				

### 2<sup>nd</sup> Serial Audio Interface

89	3V3	SSI2_INT	GPIO_IO25	USDHC3_DATA1, CAN2_TX MEDIAMIX_DISP_DATA21 TPM4_CH3, JTAG_MUX_TCK LPSP17_PCS1, FLEXIO1_FLEXIO25	GPIO2[25]	
90	3V3	SSI2_RXD	GPIO_IO20	<b>SAI3_RX_DATA00</b> PDM_BIT_STREAM00 MEDIAMIX_DISP_DATA16 LPSP15_SOUT, LPSP14_SOUT TPM3_CH1, FLEXIO1_FLEXIO20	GPIO2[20]	
91	3V3	SSI2_TXD	GPIO_IO19	SAI3_RX_SYNC PDM_BIT_STREAM03 MEDIAMIX_DISP_DATA15 LPSP15_SIN, LPSP14_SIN TPM6_CH2, <b>SAI3_TX_DATA00</b>	GPIO2[19]	
92	3V3	SSI2_CLK	GPIO_IO18	<b>SAI3_RX_BCLK</b> MEDIAMIX_CAM_DATA09 MEDIAMIX_DISP_DATA14 LPSP15_PCS0, LPSP14_PCS0 TPM5_CH2, FLEXIO1_FLEXIO18	GPIO2[18]	
93	3V3	SSI2_FS	GPIO_IO26	USDHC3_DATA2 PDM_BIT_STREAM01 MEDIAMIX_DISP_DATA22 TPM5_CH3, JTAG_MUX_TDI LPSP18_PCS1, <b>SAI3_TX_SYNC</b>	GPIO2[26]	
94	GND	GND				

### 2<sup>nd</sup> SD – Secure Digital Interface

95				Not connected		
96				Not connected		
97				Not connected		
98				Not connected		

PIN	Type	TX Standard	i.MX93 Pad Name	Alternate functions	GPIO	Description (refer to i.MX 93 manuals for details)
99						Not connected
100						Not connected
101						Not connected
102	GND	GND				
<b>RGMII</b>						
103	3V3		ENET2_RXC	ENET1_RGMII_RXC, ENET1_RX_ER SAI2_TX_DATA01, FLEXIO2_FLEXIO23	GPIO4[23]	
104	3V3		ENET2_RX_CTL	ENET1_RGMII_RX_CTL LPUART4_DSR_B, SAI2_TX_DATA00 FLEXIO2_FLEXIO22	GPIO4[22]	
105	3V3		ENET2_RD0	ENET1_RGMII_RD0 LPUART4_RX, SAI2_TX_DATA02 FLEXIO2_FLEXIO24	GPIO4[24]	
106	3V3		ENET2_RD1	ENET1_RGMII_RD1 SPDIF_IN, SAI2_TX_DATA03 FLEXIO2_FLEXIO25 of	GPIO4[25]	
107	3V3		ENET2_RD2	ENET1_RGMII_RD2 LPUART4_CTS_B, SAI2_MCLK MQS2_RIGHT, FLEXIO2_FLEXIO26	GPIO4[26]	
108	3V3		ENET2_RD3	ENET1_RGMII_RD3 SPDIF_OUT, SPDIF_IN MQS2_LEFT, FLEXIO2_FLEXIO27	GPIO4[27]	
109	3V3		ENET2_TX_CTL	ENET1_RGMII_TX_CTL LPUART4_DTR_B, SAI2_TX_SYNC FLEXIO2_FLEXIO20	GPIO4[20]	
110	3V3		ENET2_TXC	ENET1_RGMII_TXC ENET1_TX_ER, SAI2_TX_BCLK FLEXIO2_FLEXIO21	GPIO4[21]	
111	GND	GND				
112	3V3		ENET2_TD3	ENET1_RGMII_TD3 SAI2_RX_DATA00 FLEXIO2_FLEXIO16	GPIO4[16]	
113	3V3		ENET2_TD2	ENET1_RGMII_TD2 ENET1_TX_CLK, SAI2_RX_DATA01 FLEXIO2_FLEXIO17	GPIO4[17]	
114	3V3		ENET2_TD1	ENET1_RGMII_TD1 LPUART4_RTS_B, SAI2_RX_DATA02 FLEXIO2_FLEXIO18	GPIO4[18]	
115	3V3		ENET2_TD0	ENET1_RGMII_TD0 LPUART4_TX, SAI2_RX_DATA03 FLEXIO2_FLEXIO19	GPIO4[19]	
116	GND	GND				
<b>LVDS / MIPI-DSI Display</b>						
117	MIPI		MIPI_DSI1_D2_N	No Muxing		
118	MIPI		MIPI_DSI1_D1_N			
119	MIPI		MIPI_DSI1_D2_P			
120	MIPI		MIPI_DSI1_D1_P			
121	MIPI		MIPI_DSI1_D3_N			
122	MIPI		MIPI_DSI1_D0_N			
123	MIPI		MIPI_DSI1_D3_P			
124	MIPI		MIPI_DSI1_D0_P			
125	MIPI		MIPI_DSI1_CLK_N			
126	LVDS	LVDS0_TX3_P	LVDS_D3_P			
127	MIPI		MIPI_DSI1_CLK_P			
128	LVDS	LVDS0_TX3_N	LVDS_D3_N			
129	GND	GND				
130	LVDS	LVDS0_CLK_P	LVDS_CLK_P	No Muxing		
131	LVDS	LVDS0_TX2_P	LVDS_D2_P			
132	LVDS	LVDS0_CLK_N	LVDS_CLK_N			
133	LVDS	LVDS0_TX2_N	LVDS_D2_N			

PIN	Type	TX Standard	i.MX93 Pad Name	Alternate functions	GPIO	Description (refer to i.MX 93 manuals for details)
134	LVDS	LVDS0_TX1_P	LVDS_D1_P			
135	LVDS	LVDS0_TX0_P	LVDS_D0_P			
136	LVDS	LVDS0_TX1_N	LVDS_D1_N			
137	LVDS	LVDS0_TX0_N	LVDS_D0_N			
138				Not connected		
139				Not connected		
140				Not connected		
141				Not connected		
142	GND	GND				
143	3V3		PDM_CLK	PDM_CLK, MQS1_LEFT LPTMR1_ALT1, CAN1_TX	GPIO1[8]	
144	3V3		PDM_BIT_STREAM0	PDM_BIT_STREAM00, MQS1_RIGHT LPSP1_PCS1, TPM1_EXTCLK LPTMR1_ALT2, CAN1_RX	GPIO1[9]	
145	3V3		GPIO_IO28	LPI2C3_SDA FLEXIO1_FLEXIO28	GPIO2[28]	
146	3V3		GPIO_IO29	LPI2C3_SCL FLEXIO1_FLEXIO29	GPIO2[29]	
147	GND	GND				
<b>Module Specific Signals</b>						
148	3V3		ENET1_TXC	CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK ENET_QOS_TX_ER FLEXIO2_FLEXIO07	GPIO4[7]	
149	3V3		PDM_BIT_STREAM1	PDM_BIT_STREAM01 NMI_GLUE_NMI, LPSP12_PCS1 TPM2_EXTCLK, LPTMR1_ALT3 CCMSRCGPCMIX_EXT_CLK1	GPIO1[10]	
150	3V3		DAP_TMS_SWIDIO	JTAG_MUX_TMS FLEXIO2_FLEXIO31 LPUART5_RTS_B	GPIO3[29]	
151	3V3		GPIO_IO07	LPSP13_PCS1 MEDIAMIX_CAM_DATA01 MEDIAMIX_DISP_DATA03 LPSP17_SCK, LPUART6_RTS_B LPI2C7_SCL, FLEXIO1_FLEXIO07	GPIO2[7]	
152	3V3		GPIO_IO27	USDHC3_DATA3, CAN2_RX MEDIAMIX_DISP_DATA23 TPM6_CH3, JTAG_MUX_TMS LPSP15_PCS1, FLEXIO1_FLEXIO27	GPIO2[27]	
153	3V3		WDOG_ANY	WDOG1_WDOG_ANY	GPIO1[15] 10K-PU	Connected to PMIC WDOG_B
154	3V3		DAP_TCLK_SWCLK	JTAG_MUX_TCK FLEXIO1_FLEXIO30 LPUART5_CTS_B	GPIO3[30]	
155	3V3		SD2_VSELECT	USDHC2_VSELECT, USDHC2_WP LPTMR2_ALT3, FLEXIO1_FLEXIO19 CCMSRCGPCMIX_EXT_CLK1	GPIO3[19]	
156				Not connected		
157				Not connected		
158	1V8 analog		CLKIN1		10K-PD	
159	1V8 analog		CLKIN2		10K-PD	
160	GND	GND				
161	1V8 analog		ADCIN0			
162	1V8 analog		ADCIN1			
163	1V8 analog		ADCIN2			
164	1V8 analog		ADCIN3			
165				Not connected		
<b>MIPI CSI</b>						



PIN	Type	TX Standard	i.MX93 Pad Name	Alternate functions	GPIO	Description (refer to i.MX 93 manuals for details)
166	MIPI		MIPI_CSI1_CLK_N			
167	MIPI		MIPI_CSI1_DATA1_N			
168	MIPI		MIPI_CSI1_CLK_P			
169	MIPI		MIPI_CSI1_DATA1_P			
170	MIPI		MIPI_CSI1_DATA0_N			
171	GND					
172	MIPI		MIPI_CSI1_DATA0_P			
173	1V8		TAMPER0			
174	1V8		TAMPER1			
175	Not connected					
176	Not connected					
177	Not connected					
178	Not connected					
179	Not connected					
180	Not connected					
181	Not connected					
182	Not connected					
183	GND					
184	Not connected					
185	Not connected					
186	Not connected					
187	Not connected					
188	Not connected					
189	Not connected					
190	Not connected					
191	Not connected					
192	Not connected					
193	Not connected					
194	Not connected					
195	Not connected					
196	Not connected					
197	Not connected					
198	Not connected					
199	Not connected					
200	GND					

## Onboard peripherals wiring

USED FOR		i.MX 93 Pad Name	Alternate functions	GPIO	Description
Refer to i.MX 93 manuals for details!					
eMMC	CMD	SD1_CMD	USDHC1_CMD	GPIO3[9]	
	CLK	SD1_CLK	USDHC1_CLK	GPIO3[8]	
	DAT0	SD1_DATA0	USDHC1_DATA0	GPIO3[10]	
	DAT1	SD1_DATA1	USDHC1_DATA1	GPIO3[11]	
	DAT2	SD1_DATA2	USDHC1_DATA2	GPIO3[12]	
	DAT3	SD1_DATA3	USDHC1_DATA3	GPIO3[13]	
	DAT4	SD1_DATA4	USDHC1_DATA4	GPIO3[14]	
	DAT5	SD1_DATA5	USDHC1_DATA5	GPIO3[15]	
	DAT6	SD1_DATA6	USDHC1_DATA6	GPIO3[16]	
	DAT7	SD1_DATA7	USDHC1_DATA6	GPIO3[17]	
	DS	SD1_STROBE	USDHC1_STROBE	GPIO3[18]	
FlexSPI NOR	DI(IO0)	SD3_DATA0	USDHC3_DATA0 <b>FLEXSPI1_A_DATA00</b> FLEXIO1_FLEXIO22	GPIO3[22]	10K-PU
	DO(IO1)	SD3_DATA1	USDHC3_DATA1 <b>FLEXSPI1_A_DATA01</b> FLEXIO1_FLEXIO23	GPIO3[23]	10K-PU
	/WP (IO2)	SD3_DATA2	USDHC3_DATA2 <b>FLEXSPI1_A_DATA02</b> FLEXIO1_FLEXIO24	GPIO3[24]	10K-PU
	/HOLD or /RESET (IO3)	SD3_DATA3	USDHC3_DATA3 <b>FLEXSPI1_A_DATA03</b> FLEXIO1_FLEXIO25	GPIO3[25]	10K-PU
	/CS	SD3_CMD	USDHC3_CMD <b>FLEXSPI1_A_SS0_B</b> FLEXIO1_FLEXIO21	GPIO3[21]	10K-PU
	CLK	SD3_CLK	USDHC3_CLK <b>FLEXSPI1_A_SCLK</b> FLEXIO1_FLEXIO20	GPIO3[20]	10K-PU
PMIC	SDA	I2C1_SDA	I2C1_SDA	GPIO1[1]	10K-PU
	SCL	I2C1_SCL	I2C1_SCL	GPIO1[0]	1K-PU
	PMIC_ON_REQ	PMIC_ON_REQ			
	PMIC_STBY_REQ	PMIC_STBY_REQ			
	CLK_32K_OUT	RTC_XTALI			
ETHERNET LAN8710 RMII	MDC	ENET1_MDC	ENET_QOS_MDC	GPIO4[0]	
	MDIO	ENET1_MDIO	ENET_QOS_MDIO	GPIO4[1]	1K-PU
	RXD0	ENET1_RD0	ENET_QOS_RGMII_RD0	GPIO4[10]	
	RXD1	ENET1_RD1	ENET_QOS_RGMII_RD1	GPIO4[11]	
	RXER	ENET1_RXC	ENET_QOS_RX_ER	GPIO4[9]	
	TXEN	ENET1_TX_CTL	ENET_QOS_RGMII_TX_CTL	GPIO4[6]	
	TXD0	ENET1_TD0	ENET_QOS_RGMII_TD0	GPIO4[5]	
	TXD1	ENET1_TD1	ENET_QOS_RGMII_TD1	GPIO4[4]	
	COL/CRS_DV	ENET1_RX_CTL	ENET_QOS_RGMII_RX_CTL	GPIO4[8]	10K-PU
	nRST	ENET1_RD3		GPIO4[13]	10K-PU
	nINT	ENET1_RD2		GPIO4[12]	10K-PU
	XTAL1/CLKIN	ENET1_TD2	CCM_ENET_QOS_CLOCK_GENERATE_REF_CLK	GPIO4[3]	