

QS Family

QFN Style Solder-Down Computer-on-Modules

- Solder-down version
- 27mm square
- 2.3mm total height
- QFN type lead style
 - 1mm pitch
 - 100 pads
 - Thermal pad
- Visual solder joint inspection possible after soldering
- Single-sided assembly
- High speed design compliant
- 3.3V power supply



Key Features

- | | |
|-------------------|---|
| • Processor | RENESAS RZ/G2L
Dual 1.2GHz Arm® Cortex®-A55
200-MHz Arm® Cortex®-M33 |
| • RAM | 512MB/1GB DDR3L SDRAM |
| • ROM | 4GB eMMC |
| • Grade | Industrial |
| • Temperature | -40°C to 85°C |
| • Display support | |
| Interfaces | 24-bit RGB
MIPI® DSI (2-lanes) |
| GPU/VPU | 500-MHz Arm® Mali™-G31
H.264 Video Codec Processor |
| • Connectivity | <ul style="list-style-type: none"> ◦ Gb Ethernet, USB2.0, eMMC/SD ◦ UART, I²C, SPI, PWM, SAI, CAN |


RZ/G2L
Dual
Cortex®-A55

OS Support

- Linux



RZ/G2L Block Diagram



QSRZ – Main Feature Comparison and Ordering Information

	QSRZ-G2L0	QSRZ-G2L1
Primary Arm® Core	2x Cortex®-A55 up to 1.2 GHz	
Secondary Arm® Core	1x Cortex-M33 up to 500 MHz	
RAM	1 GB	512 MB
ROM	4GB eMMC	
Display Interface	24-bit RGB + 2-lane MIPI-DSI	
GPU	yes	
CAN	2x	
Security	Secure Boot, Cryptography	
Temperature	-40°C to 85°C	
Order Code	QSRZ/G2L/1GS/4GF/I	QSRZ/G2L/512S/4GF/I


QFN Style Computer On Module Advantages

Defined Return Path

The reason PCB layout becomes more and more important is because of the trend to faster, higher integrated, smaller formfactors, and lower power electronic circuits. The higher the switching frequencies are, the more radiation may occur on a PCB. With good layout, many EMI problems can be minimized to meet the required specifications.

When a module or component is used in a design, the supplier specifies the basis for such a layout. It's not only the pinout which should lead to an easy wiring without the need for crossings. He has also provide a proper solution for the signal path back to the module. If this return path, mostly the ground plane, cannot be connected near the signal pin, the return current has to take another way and this may result in a loop area. The larger the area, the more radiation and EMI problems may occur.

Ka-Ro QSCOM modules uses a large ground pad on the bottom side. With this a defined ground plane connection is available for all signals. In addition to have a good return path for all signals this large ground pad can be used for cooling.





Easy Wiring - Even 2-layer printed circuit boards can be used.

With a solid ground plane on the bottom layer, high speed signals can be routed on the top layer at a defined impedance. However, this is only possible if a peripheral or plug can be connected directly without crossing the routing.

Advanced Soldering


Using a large solder pad underneath the component has not only electrical and thermal advantages. This is also used to hold the component at a defined height during soldering, without the solder being compressed by the weight, which could result in short circuits.

Standard Contact Assignments




Layout Guidelines

Land pattern




See figure above for the suggested module layout. The five 1mm pads in the square GND pad cutout can be omitted if no JTAG Boundary Scan test is used. The solder mask openings are shown below.



The ground pad solder mask on the bottom side of the QSCOM module is divided into sections for a better reliability of the solder joint and self-alignment of the component.

If the via holes used on the application board have a diameter larger than 0.3 mm, it is recommended to mask the via holes to prevent solder wicking through the via holes. Solderers have a habit of filling holes and leaving voids in the thermal pad solder junction, as well as forming solder balls on the other side of the application board which can in some cases be problematic. The 0.7mm wide solder mask stripes can be used to arrange the vias as shown here:




Soldering Recommendations

Ka-Ro QSCOM modules are compatible with industrial standard reflow profile for Pb-free solders. Ka-Ro will give following recommendations for soldering the module to ensure reliable solder joint and operation of the module after soldering. Since the profile used is process and layout dependent, the optimum profile should be studied case by case. Thus following recommendations should be taken as a starting point guide.

- Refer to technical documentations of particular solder paste for reflow profile configurations
- Avoid using more than one flow.
- A 150 μ m stencil thickness is recommended.
- Aperture size of the stencil should be 1:1 with the pad size.
- A low residue, “no clean” solder paste should be used due to low mounted height of the component.

Recommended stencil design




Aperture size of the stencil is 1:1 with the pad size. Four 1.7mm diameter bumps are used for each of the 4.3mm square GND pads sections giving a 50% solder paste padding. The lower component settling with this ensures that the pads at the edge are always soldered even at vertical misalignment by distortion or warping.

Thermal Considerations

The QSCOM module consume more than 1 W of DC power. In any application where high ambient temperatures for more than a few seconds can occur, it is important that a sufficient cooling surface is provided to dissipate the heat. The thermal pad at the bottom of the module must be connected to the application board ground planes by soldering. The application board should provide a number of vias under and around the pad to conduct the produced heat to the board ground planes, and preferably to a copper surface on the other side of the board in order to conduct and spread the heat. The module internal thermal resistance should in most cases be negligible compared to the thermal resistance from the module into air, and common equations for surface area required for cooling can be used to estimate the temperature rise of the module. Only copper planes on the circuit board surfaces with a solid thermal connection to the module ground pad will dissipate heat. For an application with high load the maximum allowed ambient temperature should be reduced due to inherent heating of the module, especially with small fully plastic enclosed applications where heat transfer to ambient air is low due to low thermal conductivity of plastic. The module measured on the evaluation board exhibits a temperature rise of about 20°C above ambient temperature. An insufficiently cooled module will rapidly heat beyond operating range in ambient room temperature.

Packaging



THIS DRAWING CONTAINS INFORMATION THAT IS PROPRIETARY TO C-PAK PTE LTD.

PINOUT

PIN	Type	QS Standard	RZ/G2L Pad Name	Alternate functions	GPIO	Description (refer to RZ/G2L manuals for details)
POWER SUPPLY & RESET						
1st SPI						
1	3V3	SPIA_NSS	P43_3	RSPIO_SSL_B GTIOC5B_B IRQ7_D / MTIOC8D_B	P43_3	Slave Select signal
2	3V3	SPIA_MISO	P43_2	RSPIO_MISO_B GTIOC5A_B IRQ6_C / MTIOC8C_B	P43_2	Master In/Slave Out signal
3	3V3	SPIA_MOSI	P43_1	RSPIO莫斯_B GTIOC4B_B GTIOC6B_C IRQ5_C / MTIOC8B_B	P43_1	Master Out/Slave In signal
4	3V3	SPIA_SCK	P43_0	RSPIO_CK_B GTIOC4A_B GTIOC6A_C IRQ4_C / MTIOC8A_B	P43_0	Serial Clock signal
I2C						
5	3V3	I2CA_SCL	RIIC1_SDA	RIIC1_SDA	N/A	I2C Data
6	3V3	I2CA_SDA	RIIC1_SCL	RIIC1_SCL	N/A	I2C Clock
7	3V3	INTA	P46_3	SSI1_RXD_D GTETRGD_D CAN1_RX_DATARATE_EN_E RIIC3_SCL_C	P46_3	
8	3V3	I2CB_SCL	P42_4	RIIC2_SCL_C CAM_FIELD_B CAN0_RX_DATARATE_EN_D SCI2_RTS#_D	P42_4	
9	3V3	I2CB_SDA	P42_3	RIIC2_SDA_C RSP12_SSL_B CAN0_TX_DATARATE_EN_D SCI2_CTS#_D MTIOC7D_B	P42_3	
10	3V3	INTB	P46_2	SSI1_TxD_D GTETRGC_D CAN1_TX_DATARATE_EN_E RIIC3_SDA_C	P46_2	
CAN						
11	3V3	CANA_RX	P42_2	ADC_TRG_D RSP12_MISO_B CAN0_RX_D SCI2_SCK_D MTIOC7C_B	P42_2	
12	3V3	CANA_TX	P42_1	USB1_OVRCUR_D RSP12_MOSI_B CAN0_TX_D SCI2_RXD_D MTIOC7B_B	P42_1	
13	3V3	CANB_RX	P46_1	SSI1_RCK_D GTETRGB_D CAN1_RX_E RIIC2_SCL_D	P46_1	
14	3V3	CANB_TX	P46_0	SSI1_BCK_D GTETRGA_D CAN1_TX_E RIIC2_SDA_D	P46_0	
SAI						
15	3V3	SAI_TX	P45_2	SS10_TxD_D POE8#_C SCI1_SCK_B	P45_2	Serial Audio Interface serial data line 0
16	3V3	SAI_RX	P45_3	SS10_RxD_D POE10#_C SCI1_CTS#_RTS#_B	P45_3	Serial Audio Interface serial data line 1
17	3V3	SAI_SCK	P45_0	SS10_Bck_D POE0#_C SCI1_RXD_B	P45_0	
18	3V3	SAI_FS	P45_1	SS10_Rck_D POE4#_C SCI1_TxD_B	P45_1	

PIN	Type	QS Standard	RZ/G2L Pad Name	Alternate functions	GPIO	Description (refer to RZ/G2L manuals for details)
ETHERNET						
19	3V3	ENET_RST	P28_1	ET0_LINKSTA	P28_1	
20	3V3	ENET_CK125	AUDIO_CLK1	AUDIO_CLK1	N/A	
21	3V3	ENET_INT	P22_1	ET0_TX_ERR SSI0_RCK_B CAN1_RX_B MTCLKB_B	P22_1	
22	3V3	ENET_MDIO	P28_0	ET0_MDIO	P28_0	
23	3V3	ENET_MDC	P27_1	ET0_MDC RSP11_SSL_A MTIOC8D_A	P27_1	
24	3V3	ENET_RXC	P24_0	ET0_RXC RX_CLK SSI1_BCK_B POE0#_B	P24_0	
25	3V3	ENET_RX_CTL	P24_1	ET0_RX_CTL RX_DV SSI1_RCK_B POE4#_B	P24_1	
26	3V3	ENET_RXD0	P25_0	ET0_RXD0 SSI1_TXD_B POE8#_B	P25_0	
27	3V3	ENET_RXD1	P25_1	ET0_RXD1 SSI1_RXD_B POE10#_B	P25_1	
28	3V3	ENET_RXD2	P26_0	ET0_RXD2 RSP11_CK_A MTIOC8A_A	P26_0	
29	3V3	ENET_RXD3	P26_1	ET0_RXD3 RSP11_MOSI_A MTIOC8B_A	P26_1	
30	3V3	ENET_TX_CTL	P20_1	ET0_TX_CTL TX_EN RSP10_MOSI_A CAN0_TX_B	P20_1	
31	3V3	ENET_TXC	P20_0	ET0_TXC TX_CLK RSP10_CK_A CAN_CLK_B	P20_0	
32	3V3	ENET_TXD3	P22_0	ET0_RXD3 SSI0_BCK_B CAN1_TX_B MTCLKA_B	P22_0	
33	3V3	ENET_TXD2	P21_1	ET0_RXD2 CAN0_RX_DATARATE_EN_B	P21_1	
34	3V3	ENET_TXD1	P21_0	ET0_RXD1 RSP10_SSL_A CAN0_TX_DATARATE_EN_B	P21_0	
35	3V3	ENET_TXD0	P20_2	ET0_RXD0 RSP10_MISO_A CAN0_RX_B	P20_2	
SD						
36	3V3	SD_CD	P19_0	SD1_CD_B GTIOC3A_B MTIOC1A_C RIIC2_SDA_B	P19_0	SD Card Detect
37	3V3	SD_D1	SD1_DATA1	SD1_DATA1	N/A	SD Data bidirectional signals, external pull up resistors must be added.
38	3V3	SD_D0	SD1_DATA0	SD1_DATA0	N/A	
39	3V3	SD_CLK	SD1_CLK	SD1_CLK	N/A	
40	3V3	SD_CMD	SD1_CMD	SD1_CMD	N/A	
41	3V3	SD_D3	SD1_DATA3	SD1_DATA3	N/A	
42	3V3	SD_D2	SD1_DATA2	SD1_DATA2	N/A	SD Data bidirectional signals, external pull up resistors must be added.
USB						
43	analog	USBA_VBUS	Not connected			
44	analog	USBA_DN	USB1_DM			D- pin of the USB cable
45	analog	USBA_DP	USB1_DP			D+ pin of the USB cable

PIN	Type	QS Standard	RZ/G2L Pad Name	Alternate functions	GPIO	Description (refer to RZ/G2L manuals for details)
91	3V3	UARTB_RXD	P40_1	SCIF1_RXD GTIOC6B_B CAN1_RX_C MTIC5U_B SCI0_TXD_B	P40_1	2 nd application UART Receive Data input signal
92	3V3	UARTB_TXD	P40_0	SCIF1_TXD GTIOC6A_B CAN1_TX_C MTIC5U_B SCI0_RXD_B	P40_0	2 nd application UART Transmit Data output signal
93	3V3	UARTC_RXD	P48_1	SCIF2_RXD_E RSP11_MOSI_C RIIC2_SCL_E MTCLKB_C	P48_1	3 rd application UART Receive Data input signal
94	3V3	UARTC_TXD	P48_0	SCIF2_TXD_E RSP11_CK_C RIIC2_SDA_E MTCLKA_C	P48_0	3 rd application UART Transmit Data output signal
95	3V3	UARTC_CTS	P48_3	SCIF2_CTS#_E RSP11_SSL_C RIIC3_SCL_D MTCLKD_C	P48_3	3 rd application UART Clear to Send input signal
96	3V3	UARTC_RTS	P48_4	SCIF2_RTS#_E ADC_TRG_E	P48_4	3 rd application UART Request to Send output signal

2nd SPI

97	3V3	SPIB_NSS	P44_3	RSPI1_SSL_B SSI1_RXD_C CAN1_RX_DATARATE_EN_D MTIOC3D_B GTIOC7B_C	P44_3	
98	3V3	SPIB_MISO	P44_2	RSPI1_MISO_B SSI1_TXD_C CAN1_TX_DATARATE_EN_D MTIOC3C_B GTIOC7A_C	P44_2	
99	3V3	SPIB莫斯	P44_1	RSPI1_MOSI_B SSI1_RCK_C CAN1_RX_D MTIOC3B_B GTIOC6B_D	P44_1	
100	3V3	SPIB_SCK	P44_0	RSPI1_CK_B SSI1_BCK_C CAN1_TX_D MTIOC3A_B GTIOC6A_D	P44_0	

Onboard wiring

Pins used for manufacturing – leave unconnected					
PIN	(RZ/G2L PAD NAME)	PIN	(RZ/G2L PAD NAME)	PIN	(RZ/G2L PAD NAME)
C1	JTAG_TDI (TDI)			C3	JTAG_TCK (TCK/SWCLK)
		B2	JTAG_TDO (TDO)		
A1	JTAG_TRST_B (TRST#)			A3	JTAG_TMS (TMS/SWDIO)

Onboard peripherals wiring

	RZ/G2L Pad Name	Remarks
eMMC	SD0_CLK	
	SD0_CMD	
	SD0_DATA0	
	SD0_DATA1	
	SD0_DATA2	
	SD0_DATA3	
	SD0_DATA4	
	SD0_DATA5	
	SD0_DATA6	
	SD0_DATA7	
LED	P48_2	Low: LED on

Electrical characteristics

Absolute maximum ratings

Parameter	Symbol	Min	Max	Remarks
Power supply	VIN	0V	5.5V	
Input voltage on USB VBUS pins	USBA_VBUS USBB_VBUS	0V	6V	
Input voltage on USB DN/DP pins	USBA_DN/DP USBB_DN/DP	0V	3.6V	
Input voltage on any other pins		0V	3.6V	
Storage temperature range	T _{STORAGE}	-40°C	150°C	

Operating ranges

Parameter	Symbol	Min	Max	Remarks
Power supply	VIN	3.1V	3.6V	
I/O input low level voltage	V _{IL}	-	0.3 x VIN	
I/O input high level voltage	V _{IH}	0.7 x VIN	-	
I/O output voltage	Refer to RZ/G2L datasheet.			VDD=VIN=3.3V typ.
Operating temperature range	T _{AMB}	-40°C	85°C	
Processor junction temperature	T _J	-40°C	125°C	

Power supply currents

Parameter	Symbol	VIN	Current	Remarks
At U-Boot prompt	I _{UBOOT}	3.3V	237mA	All pins left unconnected
At Linux prompt	I _{LINUX}	3.3V	199mA	
Sleep	I _{SLEEP}	3.3V	TBD	